M24512 - WMN6TP Programmable Circuit Board , Programming IC Chips

Stock Offer (Hot Sell)

M24512-W M24512-R

M24256-BW M24256-BR

512 Kbit and 256 Kbit Serial I²C bus EEPROM with three Chip Enable lines

Feature summary

■ Two-wire I2C Serial interface supports 400 kHz Protocol

■ Supply voltage ranges:

■ 1.8 V to 5.5 V (M24xxx-R)

■ 2.5 V to 5.5 V (M24xxx-W)

■ Write Control Input

■ Byte and Page Write

■ Random and sequential read modes

■ Self-timed programming cycle

■ Automatic Address Incrementing

■ Enhanced ESD/Latch-Up Protection

■ More than 1,000,000 Write cycles

■ More than 40-year data retention

■ Packages – ECOPACK® (RoHS compliant)

Summary description

The M24512-W, M24512-R, M24256-BW and M24256-BR devices are I²C-compatible electrically erasable programmable memories (EEPROM). They are organized as 64 Kb × 8 bits and 32 Kb × 8 bits, respectively.

I ²C uses a two-wire serial interface, comprising a bi-directional data line and a clock line. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I ²C bus definition.

The device behaves as a slave in the I²C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a Device Select Code and Read/Write bit (RW) (as described in Table 2), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master’s 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages.

ECOPACK® packages are Lead-free and RoHS compliant.

Logic diagram