Specifications
Brand Name :
MICRON
Model Number :
MT41K512M16HA-125:A
Certification :
ROHS
Place of Origin :
Hong Kong
MOQ :
10PCS
Price :
NEGOTIABLE
Payment Terms :
T/T, Western Union
Supply Ability :
60000PCS/WEEK
Delivery Time :
2-3DAYS
Packaging Details :
2000PCS/package
Product Type :
Dynamic Random Access Memory
Type :
SDRAM-DDR3L
Installation style :
SMD/SMT
Package/Box :
FBGA-96
Data bus width :
16 bit
Organization :
512 M x 16
Storage capacity :
8 Gbit
Power supply voltage-max :
1.45 V
Supply voltage-minimum :
1.283 V
Supply current-maximum :
88 mA
Package :
Tray
Factory packing quantity :
170
Description

Functional Description DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clockcycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, onehalf-clock-cycle data transfers at the I/O pins. The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes. The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble. Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access. The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time. A self refresh mode is provided, along with a power-saving, power-down mode. Industrial Temperature The industrial temperature (IT) device requires that the case temperature not exceed –40°C or 95°C. JEDEC specifications require the refresh rate to double when TC exceeds 85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when TC is < 0°C or >95°C. General Notes • The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation). • Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise. • The terms “DQS” and “CK” found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise

MT41K512M16HA-125:A 8G 1.35V 512Mx16 800MHz Dynamic Random Access Memory DDR3 0C-90C

Q1. What is your terms of packing?

A: Generally, we pack our goods in neutral white boxes and brown cartons.

If you have legally registered patent, we can pack the goods in your branded boxes after getting your authorization letters.

Q2. What is your MOQ?

A: We provide you small MOQ for each item, it depends your specific order!

Q3. Do you test or check all your goods before delivery?

A: Yes, we have 100% test and check all goods before delivery.

Q4: How do you make our business long-term and good relationship?

We keep good quality and competitive price to ensure our customers benefit ;

We respect every customer as our friend and we sincerely do business and make friends with them,It's not something that can be replaced.

Q5: How to contact us?
A: Send your inquiry details in the below,Click "Send"Now!!!

Shenzhen Hongxinwei Technology Co., Ltd

To adopt new technology,to produce products of quality,to offer high-class service.

Improve the management system continuously to meet customer requirement for high-quality products and services.

Why choose us?

  • 100% new and originao with Advantage price
  • High efficiency
  • Fast Delivery
  • Professional team service
  • 10 Years Experience Electronic components
  • Electronic components Agent
  • Advantage logistic discount
  • Excellent After-sales Service
Send your message to this supplier
Send Now

MT41K512M16HA-125:A 8G 1.35V 512Mx16 800MHz Dynamic Random Access Memory DDR3 0C-90C

Ask Latest Price
Brand Name :
MICRON
Model Number :
MT41K512M16HA-125:A
Certification :
ROHS
Place of Origin :
Hong Kong
MOQ :
10PCS
Price :
NEGOTIABLE
Contact Supplier
MT41K512M16HA-125:A 8G 1.35V 512Mx16 800MHz Dynamic Random Access Memory DDR3 0C-90C
MT41K512M16HA-125:A 8G 1.35V 512Mx16 800MHz Dynamic Random Access Memory DDR3 0C-90C

Shenzhen Hongxinwei Technology Co., Ltd

Site Member
6 Years
guangdong, shenzhen
Since 1998
Business Type :
Manufacturer, Distributor/Wholesaler, Agent, Importer
Total Annual :
50000000-70000000
Employee Number :
100~200
Certification Level :
Site Member
Contact Supplier
Submit Requirement